. Structure of TFT fabricated on metal foil substrate
Electrical performances of a-Si:H TFT dependent on planarization layer
In flexible displays employing metal foil substrate, planarization is required to reduce the surface roughness of metal foil and electrically insulate TFT array from conductive metal foil. Spin-on glass (SOG) and spin-on polymer (SOP) were selected as planarization dielectric. 2 www.intechopen.com a-Si:H TFT and Pixel Structure for AMOLED on a Flexible Metal Substrate
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-thick siloxane as SOG or 2 -thick acryl as SOP were coated and 0.2 -thick SiNx insulation was deposited by PECVD. Table 1 shows the result for capacitance and leakage current for SOG/SiNx, SOP/SiNx, and single SiNx layers. Both SOG/SiNx and SOP/SiNx are acceptable as planarization and insulation layer in the viewpoint of the insulation and capacitive coupling characteristics. For large display, the unit capacitance of less than 2 nF/cm 2 was suggested. Hence, the capacitance of 1.2 and 2.1 nF/cm 2 for SOG/SiNx and SOP/SiNx, respectively is allowable. Surface root-mean-square (RMS) roughness of bare metal foil was 110 nm. It improved to 12 and 10 nm after the planarization layer such as SOG/SiNx and SOP/SiNx was coated on the metal foil substrate, respectively. 
Organic Light Emitting Diode 158
The surface images measured by atomic force microscope (AFM) are shown in Fig. 2 . Inverted staggered a-Si:H TFTs were fabricated by the process flow as mentioned in the previous section. Fig. 3 shows the transfer characteristics of a-Si:H TFTs as planarization layers. Electrical properties measured by semiconductor characterization system (Keithley 4200). The electrical performances of a-Si:H TFTs as planarization layers is compared as shown in Table 2 . There were not remarkable differences of the electrical performances of a-Si:H TFTs as planarization layers of SOG/SiNx and SOP/SiNx. For both TFTs, the off current is about 10 -13 A and the on current at gate voltage of 20 V is about 10 -6 A at a drain voltage of 10 V, resulting in an on-off current ratio of 10 7 . We obtain a subthreshold slope 0.62 ~ 0.64 V/decade, demonstrating a sharp device turn-on. We also obtain a threshold voltage and mobility of 0.3 ~ 0.6 V and 0.27 ~ 0.45 cm 2 /Vs, respectively, in the saturated regime. However, SOG/SiNx wrinkled after TFT fabrication as shown in Fig. 4 (a). Many TFTs on the wrinkled SOG failed to measure. All TFTs employing SOP/SiNx secured electrical performances. The SOG/SiNx wrinkled after passivation process. We used acrylic polymer for passivation, which is the same material as a planarization. Dimension mismatch may occur between SOG and acrylic polymer during thermal treatment of passsivation material. The length of SOG is the same as that of acrylic polymer. As the sample cools to room temperature, the SOG and acrylic polymer want to contract by different amounts due to the difference of the coefficient of thermal expansion (CTE). The CTE of the SOG is usually smaller than that of the acrylic polymer (α ≈ 1 x 10 -6 / for the SOG, α ≈ 50~70 x 10 -6 / for the acrylic polymer). The strain of the SOG is negative as compared with that of acrylic polymer, this means that the SOG is under compressive stress. This compressive stress can make the SOG film wrinkle. When a single SiNx was used as a planarization, the off current is high as 8x10 -13 A, and the threshold voltage is also high as 1.08 V because of the large surface roughness of single SiNx on the rough metal foil. The rms roughness of 200 nm-thick SiNx on rough metal foil is 114 nm. After fabrication of TFT on metal foil planarized by SiNx, most of TFTs were delaminated from substrate as shown Fig. 4 (c). shows the transfer characteristics of a-Si:H TFTs dependent on passivation materials. In the case of SiNx-passivation, the off current is about 10 -13 A and the on current at gate voltage of 20 V is about 10 -6 A at a drain voltage of 10 V, resulting in an on-off current ratio of 10 7 . We obtain a subthreshold slope ~ 0.69 V/decade, demonstrating a sharp device turnon. We also obtain a threshold voltage and mobility of 2.1 V and 0.61 cm 2 /Vs, respectively, in the saturated regime. In the case of acryl polymer employed as a passivation layer, most electrical characteristics of the acryl-passivated TFT except threshold voltage were comparable to those of the SiNx-passivated TFT. The off current is about 10 -13 A and the on current at gate voltage of 20 V is about 10 -6 A at a drain voltage of 10 V, resulting in an onoff current ratio of 10 7 . We obtain a subthreshold slope ~ 0.61 V/decade, demonstrating a sharp device turn-on. We also obtain a threshold voltage and mobility of 1.0 V and 0.54 cm 2 /Vs, respectively, in the saturated regime. The lower threshold voltage of the acryl-passivated TFT was explained by more positive fixed charge at the back interface. Less hydrogen and nitrogen in the acryl-passivation could not eliminate the fixed charges. Then some free electrons which were accumulated in the back interface were controlled by the gate bias.
Effect of passivation materials on electrical performances of a-Si:H TFTs under mechanical stress
To investigate the effect of passivation layer on the performances of a-Si:H TFTs under mechanical stress, we stressed both TFTs by outward cylindrical bending at the radius of curvature R = 5 mm as shown in Fig. 6 . Less than R = 4 mm, most of TFTs employing acrylic polymer or SiNx as passivation layer were failed. When the radius of curvature was 5 mm, the strain on the surface of acryl and SiNx was 0.0082 (0.82 %) and 0.0077 (0.72 %), respectively. Eq. 1 considering single acryl (3 ) or SiNx (substrate-insulation, gateinsulation and backchannel passivation 0.9 ) layer calculated the strain. 
where
and d s = 76 are film and substrate thickness, respectively. E f (acryl) = 3.2, E f (SiNx) = 183 and E s = 200 GPa are Young's modulus of film and substrate, respectively. Before bending the TFTs, electrical performances were measured. The TFTs were stressed for 24 hours. The transfer characteristics of TFTs in the bended condition (R = 5 mm) were measured at arbitrary intervals as shown in Fig. 7 . A zero hour duration time meant that TFTs measured as flattened before bending them. As the bending duration time increased, the transfer curves shifted to the right direction and the electrical performances deteriorated as shown in Fig. 8 . The field effect mobility decreased and the sub-threshold slope increased. The field effect mobility and the subthreshold slope are much dependent on the width of the tail state. The field effect mobility is smaller and the subthreshold slope is larger as the a-Si:H tail state increases. This increase of the width of the tail states might be due to the relative increase of the deep states in tail states. When the flexible TFTs are bended outward, Si-Si bonds in a-Si:H, close to the gate dielectric interface, are shrunk. The increase in the number of the strained Si-Si bonds implies a wider conduction-band-tail distribution. This may be the reason why the field effect mobility decreases and the subthreshold slope increases as the TFTs are bended. The threshold voltage also increased as the bended-duration time increased. Stutzmann proposed that the mechanical stress could influence the metastable defect creation in an aSi:H film and that defect formation was enhanced in strained regions. The increased threshold voltage decreased again as time passed after the bended-TFTs flattened and almost recovered after thermal annealing. This meant that the degraded electric characteristics were curable. Hence, we may also conclude that the increased threshold voltage by an increase in strained regions is attributed to increasing the number of the metastable dangling bonds. The deterioration of the electrical performances in the SiNx-passivated TFT under mechanical stress was more severe than that in the acryl-passivated TFT. Under an outward bending, the bending momentum elongates the TFT-films in the upper part of TFT on a metal substrate and compresses the flexible metal substrate in the lower part. Neutral plane is free from any stress between the elongated and the compressed part. The Young's modulus of acrylic polymer (3.2 GPa) is lower than that of SiNx film (183 GPa). As the 3 -thick acrylic polymer was employed as the passivation layer in place of 0.3 -thick SiNx film, a total thickness of TFT-films was increased. Therefore, the position of the neutral plane may shift from mid-surface toward the TFT-films. It accompanies with decrease of stress applied on the TFT-films. Hence, the acryl-passivated TFT could endure mechanical stress better than the SiNx-passivated TFT.
Effect of passivation materials on electrical performances of a-Si:H TFTs by humidity permeation
To investigate moisture permeation phenomenon dependent on the passivation materials, a humidity-temperature test was carried out at 65 and 90 % relative humidity (RH). We compared the electrical performances of the SiNx-passivated and the acryl-passivated TFTs after 3-hour humidity-temperature test. Fig. 9 shows transfer curves before and after the humidity-temperature test. We could not find any significant shift of the threshold voltage in the SiNx-passivated TFT. The SiNx passivation did not allow moisture to penetrate into TFT. On the other hand, threshold voltage shifted as large as 2.8 V for the acryl-passivated TFT. The acrylic polymer could not keep the moisture from permeating. Other researchers have reported the effect of moisture on a-Si:H TFT. Moisture increases the conductance of a-Si:H films. When an a-Si:H TFT without passivation was exposed to the air, the off current increased due to the absorbed air humidity. However, we could not find any increase of off current after the humidity-temperature test. The effect of the moisture on the acryl-passivated TFT might be different from the unpassivated-TFT. The moisture can not affect a front interface at the bottom of a-Si:H layer because it cannot penetrate a-Si:H layer. The negative fixed charges may increase at the back interface after the moisture permeates the acryl passivation. Then the negative charges may perhaps make the threshold voltage shift to the positive direction. More investigations are required to analyze what affects the threshold voltage increment after the humidity-temperature test. Fig. 9 . Transfer characteristics for the acryl and SiNx-passivated TFT were measured before and after they were stored at 60 and 90 % RH for 3 hours.
Effect of hybrid passivation layer on a-Si:H TFTs electrical characteristics
A hybrid structure which was composed of 50 nm-thick SiNx and 3 -thick acrylic polymer was chosen as passivation layer as shown in the Fig. 10 . TFTs were stressed by outward cylindrical bending at the radius of curvature R = 5 mm. Before bending the TFTs, electrical performances measured. The TFTs were stressed for 24 hours. The transfer characteristics of www.intechopen.com
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TFTs in the bended condition (R = 5 mm) were measured at arbitrary intervals as shown in Fig. 11 (left) and 12. A zero hour duration time meant that TFTs were measured as flattened before bending them. The mobility change (μ fe /μ feo ) of 0.92, the subthreshold slope change (SS/SS o ) of 1.04, and the threshold voltage shift (ΔV TH ) of 1.03 are almost same as those of TFT employing the single acryl passivation. As the 50 nm-thick SiNx and 3 -thick acrylic polymer were employed as the passivation, the position of the neutral plane may shift from mid-surface toward the TFT-films. These results are similar to that of a single acrylic polymer passivation. To investigate moisture a permeation phenomenon dependent on the passivation materials, TFTs were kept at 65 and 90 % relative humidity (RH). The electrical performances of the SiNx/acryl-passivated TFTs were measured after 3-hour humidity-temperature test. Fig. 11 (right) shows transfer curves before and after the humidity-temperature test. The threshold voltage shift was 1 V after 3-hour humidity-temperature test. It was reduced compared to the threshold voltage shift of the single acryl passivated TFT (2.8 V). 50 nm-thick SiNx could somewhat prevent moisture penetrating into TFT. creation of dangling bonds at the interface of the a-Si:H and SiNx layers. Electrical performances measured under a prolonged gate bias of +15 V and a drain bias of +15 V at 65 applied for 3,500 s. Fig. 13 shows a drain current drop, a mobility change, and a ∆V TH under BTS measurements. The BTS decreased the drain current by 32 % in comparison with the initial drain current. The threshold voltage shift was about 2.3 V whereas the mobility almost maintained under BTS measurements. The drain-current reduction was due to the threshold voltage shift not to the mobility change. Researchers have introduced several methods to reduce the sensitivity of the current to ∆V TH . They are the current-programmed circuit, voltage-programmed circuit, and reverse bias annealing methods. In particular, the reverse bias annealing method used the effect of negative gate bias applied to a-Si:H TFT on the negatively ∆V TH . The electrons which were trapped at the interface of a-Si:H and SiNx by the positive gate bias were injected from the interface so that the gate potential for a desired electron current is reduced by de-trapped electrons. In reverse bias annealing method, ∆V TH reduced by a fraction time annealing. During the fraction time, we applied a reverse bias to the gate electrode of a driving transistor. Then ∆V TH was suppressed and the reduced drain-current can recover as the negative gate voltage. However, all of these methods need more than three TFTs and many bus lines for each pixel. These methods are too complicated in a driving scheme to achieve a highly reliable display. When we used metal foil as a substrate, the surface of the metal foil should be planarized and insulated by dielectric materials, which is called as the planarization layer. We have to consider the captive coupling between the display circuits and the conductive metal foil substrate for the design of displays. The captive coupling from the metal foil substrate caused more data and scan line delay than in the glass substrate case. Therefore, the planarization layers preferred a larger thickness and a low dielectric constant to reduce the captive coupling. On the other hand, we can use the metal foil substrate as a common power. If a negative bias is applied to the metal foil substrate the captive coupled gate electrode is induced as a negative bias, which recovers the ∆V TH of the a-Si:H TFT without additional complicated circuits.
Substrate bias effect on the recovery of shifted threshold voltage in a TFT array
We planarized the metal foil substrate by dielectric materials in order to reduce the surface roughness of the substrate. This planarization layer acted as a capacitor between the gate electrode and the metal foil substrate. When we grounded V DD and biased the substrate as a negative voltage during idle time, the floating gate electrode of the driving transistor was charged with a negative voltage by the dielectric capacitor. If we use the substrate bias effect in AMOLED displays, we should consider the pixel circuits with two transistors and one capacitor (2T1C) as shown in Fig. 14 . Just before idle time, a constant V DATA , for example 0 V, is required to set the initial voltage of the floating gate electrode of the driver TFT. Next, a negative select voltage is required to maintain the off state of the switch TFT during the idle time. During the idle time, we grounded V DD and V SUB supplied a negative voltage to enable recovery of the degraded driver TFT. In the 2T1C circuit, the voltage of the floating gate (V FG ) is also influenced by the storage capacitance (C ST ). After the driving transistors were degraded, which meant a drain-current drop and a threshold voltage increase, the negative voltage at the substrate and grounded-V DD lines during idle time enabled recovery of the degraded transistors. 4-inch diagonal TFT array was designed for AMOLED display of which pixel circuit was 2T1C configuration. Fig. 15 shows pixel circuit considering parasitic and substrate capacitances. Node A indicates the floating gate electrode of the driving TFT, which will be induced negative bias by the negative substrate bias. The capacitance per unit area of planarization, SiNx/a-Si:H, and SiNx passivation is 2.4x10 -17 , 1.27x10 -16 , and 1.51x10 -16 , respectively. The voltage at node A, which was charged by substrate bias, was verified by SPICE simulation. One pixel design and the simulation parameters are shown in Fig. 16 . Before supplying a negative bias at the metal foil substrate, V DD was set as 0 V. Data and scan line were applied 0 and -5 V, respectively, then both lines were cut off from electrical sources. The gate electrode of the driving TFT floated. V SUB swung from 0 to -30 V then the floating gate electrode of the driving TFT was negatively biased. The level of voltage is defined as capacitance sharing among capacitances connected to the node A. The voltage of the node A can be calculated by a following relationship. 
Cathode contact top emitting OLED

Comparison between anode-contact and anode-contact configuration
To control the current of the OLED through the a-Si:H TFT, optimum pixel circuit designs should be considered. Since the conventional top emitting OLED (TOLED) has an anode at bottom and a cathode on top, it is electrically connected to the driving TFT through the anode. We call this structure an anode-contact structure with the TOLED (ACTOLED) as shown in Fig. 21 (a) . In this structure, the current of the driving TFT is dependent of the operating voltage of the OLED (V OLED ). The situation can get even worse during the degradation of the display since the V OLED increases affecting the gate-source voltage of the driving TFT. Some groups have proposed a cathode-contact structure to solve the problems generated from the ACTOLED. They employed an inverted-TOLED, i.e. making TOLED that has a cathode at bottom and an anode on top. However, one major challenge in the inverted-TOLED has been to prepare a reflective cathode providing an effective electron injection. Based on such considerations, low work-function metals, such as Mg and Li were introduced to reduce the turn-on voltage. However, there remained issues in employing highly reactive metals particularly their handling and operational stability. Another group has demonstrated a more complicated structure using an ultra thin Alq 3 -LiF-Al trilayer as the electron-injection layer. In this section, we propose a new cathode-contact structure employing the normal TOLED (CCTOLED) that has an anode at bottom and a cathode on top (Fig. 21 (b) ). We also compare the electrical characteristics between the CCTOLED and ACTOLED pixel structure. 
Process flow to make cathode-contact pixel structure
The schematic of the fabrication process is illustrated in Fig. 22 . The a-Si:H TFT was fabricated on the glass substrate ( Fig. 22 (a) ). The structure of a-Si:H TFT was an inverted staggered type, which was made by a conventional 5-photomask process. We deposited a reflective anode by a sputter process and patterned by photolithography. It covered all the pixel-area as a common electrode keeping away from the contact area on the drain electrode of the TFT (Fig. 22 (b) ). A step-covering layer was located over the step area of the anode to minimize the probability of the breakdown of the emission layer at the step area of the anode. It was made by 1 -thick polyimide which was spin-coated and photo-patterned opening the drain electrode of TFT. A separator layer which separates cathode layer as subpixels was made by 2 -thick negative photo-resist from spin coating and photolithography (Fig. 22 (c) ). All organic layers including common layers for each color, such as holeinjection, hole-transport, and electron-transport layer were thermally evaporated through the shadow mask on the anode, not evaporated on the drain electrode of TFT (Fig. 22 (d) ). Finally, electron-injection layer, cathode aluminum (Al) and silver (Ag) were thermally evaporated and then were made to contact the drain electrode of the TFT (Fig. 22 (e) ). Each of the cathode layers of sub-pixel is automatically patterned during evaporation by separator. Then, the cathode-contact structure, employing a normal TOLED, was completed. The organic layers of the TOLED were prepared with the following structures: Cr (100 nm) /m-MTDATA (30 nm)/α-NPD (30 nm)/Alq 3 +C545T (25 nm)/Alq 3 (35 nm)/LiF (0.5 nm)/Al (1 nm)/Ag (15 nm). The organic multilayer structure sequentially consisted of 4,4',4"-tris(3-methylphenylphenylamino) triphenylamine (m-MTDATA, 30 nm) as the hole-injection layer, α-naphthylphenylbiphennyl (α-NPD 30 nm) as the hole-transport layer, tris-(8-hrydroxyquinoline) aluminum doped with 1 wt% 10-(2-Benzothiazolyl)-2,3,6,7-tetrahydro-1,1,7,7-tetramethyl-1H,5H,11H-(1)-benzopyropyrano (6,7-8-i,j)quinolizin-11-one (Alq 3 +C545T, 25 nm) as the emitting layer, and tris-(8-hrydroxyquinoline) aluminum (Alq 3 , 35 nm) as the electron-transport layer. Fig. 23 shows a SEM image of the fabricated pixels. The cathode layer of sub-pixel is successfully isolated by separator (Fig. 23 (a) ). And it is connected with the drain of a-Si:H TFT through the via hole which is formed by step-covering layer (Fig. 23 (b) ). 
Electro-optic characteristics
To investigate the pixel performances of the CCTOLED and ACTOLED cells employing the same TFT and TOLED, we designed and fabricated a unit cell having an emitting area of 1x1 mm 2 . The off current of TFT was about 10 -9 A. The on current, at a gate voltage of 20 V, was about 10 -3 A at a drain voltage of 10 V resulting in an on-off current ratio of 10 6 . We obtained a subthreshold slope of approximately 0.74 V/decade demonstrating a sharp device turn-on. The threshold voltage and the saturation mobility were 1.8 V and 0.34 cm 2 /Vs, respectively. Fig. 24 shows the current of the OLED (I OLED ) as a function of the V DATA . When the V SS was grounded, the ACTOLED showed lower I OLED as compared with the CCTOLED. The I OLED of the ACTOLED and the CCTOLED at V DATA = 14 V and V DD = 27 V were 1.2 x 10 -4 A and 9.5 x 10 -4 A, respectively. In the case of the ACTOLED, the effective gate voltage (V GE ) of the driving TFT decreased, which was defined as the difference of the V DATA and the source voltage of the driving TFT (V S ) as shown in Fig. 21 . The lower current of the ACTOLED was attributed to this lowered-V GE . As a result, the ACTOLED was inappropriate for a high luminance display when the V SS was grounded. When a negative voltage was supplied at the V SS in order to increase the current value in the ACTOLED as shown in Fig. 21 , the I OLED of the ACTOLED could reach the same amount as that of the CCTOLED at V DATA = 14 V. However the I OLED of the ACOLED at V DATA = 0 V, V DD = 16 V, and V SS = -11 V and the CCOLED at V DATA = 0 V, V DD = 27 V, and V SS = 0 V were 3.4 x 10 -5 A and 3.6 x 10 -8 A, respectively. In the case of the ACTOLED even though the V DATA was set as 0 V, the V GE was not zero because the V S of the driving transistor was induced as a negative voltage when the V SS was set as a negative value. The contrast ratio, which means the ratio of the white and black level, is low because of a leakage light at the black level. On the other hand, the I OLED of the CCTOLED independent of the V OLED , this meant that the V GE was always equal to the V DATA . Therefore, the CCTOLED was suitable for better image performances having high luminance and contrast ratio at the same driving conditions. Fig. 25 shows the current density characteristics of the CCTOLED as a function of the V DATA and the V DD . Well-saturated characteristics were shown over V DD = 15 V and less than V DATA = 10 V which were the driving condition for real displays. 
Conclusion
In this paper, electrical performances and new approaches to increase the stability of a-Si:H TFT fabricated on a metal foil substrate were reported. A new cathode-contact structure employing a normal top emitting OLED also was proposed and compared with an anodecontact structure by experimental data. 76-µm-thick metal foil laminated on the rigid glass plate. On top of this foil, the rough surface was planarized and the inverted staggered a-Si:H TFT was fabricated at 150°C. The acrylic polymer as a planarization layer was well matched to a-Si:H TFT fabricated at 150°C. The a-Si:H TFT of which size was W=30 μm and L=6 μm showed the good electrical performances. The off current was about 10 -13 A and the on current at gate voltage of 20 V is about 10 -6 A at a drain voltage of 10 V, resulting in an on-off current ratio of 10 7 . We obtained a threshold voltage and mobility of 1.0 V and 0.54 cm 2 /Vs, respectively, in the saturated regime. The effect of passivation layer on the performances of a-Si:H TFT under mechanical stress was investigated. The acryl-passivated TFT could endure mechanical stress better than the SiNx-passivated TFT. However, a larger threshold voltage shift was observed for the acrylpassivated TFT when a humidity-temperature test was carried out. The hybrid passivation, which was composed of SiNx and acrylic polymer was proposed. It secured the degradation of electrical performances under the mechanical stress and somewhat prevented moisture penetrating into TFT. We have studied a negative bias effect using the substrate bias without additional circuits to enable recovery of the degraded drain-current of a driving TFT in 2T1C pixel circuit, which was fabricated on a metal foil substrate. When V DD was grounded and the substrate was biased as a negative voltage during idle time, the floating gate electrode of the driving transistor was induced as a negative voltage by the dielectric capacitor. The degraded drain current of the driving transistor can be recovered during the idle time by simply applying a negative substrate bias. The power consumption can be neglected during the idle time because no current flows. Cathode-contact structure pixel structure employing normal TOLED was proposed for aSi:H TFT backplane. The new top-emission AMOLED pixel structure employing the TOLED as well as the cathode-drain contact structure was proposed and fabricated. The structure of TOLED had a cathode at bottom and an anode on top. The negative photo-resist separator wall successfully patterned the pixel cathode layers. As the electrical performances of CCTOLED and ACTOLED were compared, the CCTOLED was verified more suitable for better display performance having a high luminance and a high contrast ratio.
